



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/716,079	11/18/2003	Jonghee Han	2003P52882US	4850

46798 7590 08/23/2005

MOSER, PATTERSON & SHERIDAN, LLP
GERO G. MCCLELLAN/INFINEON
3040 POST OAK BLVD.,
SUITE 1500
HOUSTON, TX 77056

EXAMINER

CHANG, DANIEL D

ART UNIT	PAPER NUMBER
----------	--------------

2819

DATE MAILED: 08/23/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

H.A

Office Action Summary

Application No.

10/716,079

Applicant(s)

HAN, JONGHEE

Examiner

Daniel D. Chang

Art Unit

2819

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 09 June 2005.
 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 2-5, 8-19 and 22-24 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) ☐ Claim(s) _____ is/are allowed.
 6) ☒ Claim(s) 2-5, 8-15, 17 and 22-24 is/are rejected.
 7) ☒ Claim(s) 16, 18 and 19 is/are objected to.
 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
 10) ☒ The drawing(s) filed on 6/9/05 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) ☐ All b) ☐ Some * c) ☐ None of:
 1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
 * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
 Paper No(s)/Mail Date _____.
 4) ☐ Interview Summary (PTO-413)
 Paper No(s)/Mail Date _____.
 5) ☐ Notice of Informal Patent Application (PTO-152)
 6) ☐ Other: _____.

Acknowledgement

Receipt is acknowledged of the Amendment filed June 9, 2005.

Drawings

The drawings are objected to because labels in the drawings are not consistent with specification. It appears that the label "VDD" be replaced with "VDA" in Fig. 4, and the label, "VDD" should be placed on top of voltage terminal ("T" shape) between 410 and 420. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Objections

Art Unit: 2819

Claims 14 and 15 are objected to because of the following informalities: on line 3 of claims 14 and 15, the recitation, “NMOS current drive” and “PMOS current drive” appear to be --said NMOS current drive-- and --said PMOS current drive--, respectively. Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 2-5, 8-15, 17, and 22-24 are rejected under 35 U.S.C. 102(e) as being anticipated by Kiehl (US 6,492,836 B2)

The applied reference has a common Assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C.

102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention “by another,” or by an appropriate showing under 37 CFR 1.131.

Regarding claim 2, Kiehl discloses, in Figs 2A-2C, a method of reducing skew between rising and falling data at an output node of a buffer circuit (200), comprising:

generating an intermediate voltage signal (220) from an input voltage signal applied to an input node (VIN) of the buffer circuit;

generating an output voltage signal at the output node (OUT) based on the intermediate voltage signal; and

coupling a first compensating current source (226, 230) between a supply voltage line and the output node to compensate (col. 5, lines 61+) for changes in NMOS current drive (see Fig. 2C).

Regarding claim 3, Kiehl discloses, in Figs 2A-2C, coupling a second compensating current source (228, 232) between the output node and ground to compensate for changes in PMOS current drive.

Regarding claim 4, Kiehl discloses, in Figs 2A-2C, a method of reducing skew between rising and falling data at an output node of a buffer circuit (200), comprising:

generating an intermediate voltage signal (220) from an input voltage signal applied to an input node (VIN) of the buffer circuit;

generating an output voltage signal at the output node (OUT) based on the intermediate voltage signal;

coupling at least one compensating current source (230, 226/ 232, 228) to the output node to compensate for changes in at least one of a rate at which the output node is precharged (when 226 is on) and a rate at which the output node is discharged (when 228 is on); and

controlling the amount of current provided by the compensating current source via a process dependent current source whose current is mirrored by the compensating current (see Fig. 2C; col. 3, line 27-40; col. 5, lines 19-44).

Regarding claim 5, Kiehl discloses, in Figs 2A-2C, controlling the amount of current supplied by the compensating current source via a relatively process independent bias voltage applied to a gate of a transistor of the process dependent current source (col. 3, line 27-40; col. 5, lines 19-44; col. 5, lines 61+).

Regarding claim 8, Kiehl discloses, in Figs 2A-2C, a buffer circuit, comprising:
a first stage (202) for generating an intermediate voltage signal (220) from an input voltage signal applied to an input node (VIN) of the first stage;
a second stage (224) to receive the intermediate voltage signal and generate, on an output node of the second stage, an output voltage based on the intermediate voltage signal; and
at least a first compensating current source (226, 230) coupled to the output node to compensate (col. 5, lines 61+) for changes in at least one of a rate at which the output node is precharged and a rate at which the output node is discharged;

wherein the second stage comprises an inverter (225) formed by a PMOS transistor (251) and an NMOS transistor (253) and the first compensating current source comprises a first current source (226) to supplement current flowing into the output node through the PMOS transistor (251) as function of NMOS current drive (current driven by any of 232, 236, 253, and 228).

Regarding claim 9, Kiehl discloses, in Figs 2A-2C, that wherein changes in current provided by the first current source (226) are proportional to changes in current through the NMOS transistor (253 in 225).

Regarding claim 10, Kiehl discloses, in Figs 2A-2C, at least a second current source (228, 232) to supplement current flowing into the output node through the NMOS transistor (228) as function of PMOS current drive (current driven by any of 231, 234, 251, and 226).

Art Unit: 2819

Regarding claim 11, Kiehl discloses, in Figs 2A-2C, a buffer circuit, comprising:

a first stage (202) for generating an intermediate voltage signal (220) from an input voltage signal applied to an input node (VIN) of the first stage;

a second stage (224) to receive the intermediate voltage signal and generate, on an output node of the second stage, an output voltage based on the intermediate voltage signal; and

at least a first compensating current source (226, 230) coupled to the output node to compensate (col. 5, lines 61+) for changes in at least one of a rate at which the output node is precharged and a rate at which the output node is discharged;

wherein the second stage comprises an inverter (225) formed by a PMOS transistor (251) and an NMOS transistor (253) and the first compensating current source supplements current flowing from the output node through the NMOS transistor (253) as function of PMOS current drive (any of 231, 234, 251, and 226).

Regarding claim 12, Kiehl discloses, in Figs 2A-2C, that wherein changes in current provided by the first current source (226) are proportional to changes in current through the PMOS transistor (251 in 225).

Regarding claim 13, Kiehl discloses, in Figs 2A-2C, a buffer circuit, comprising:

a differential amplifier stage (202) for generating an intermediate voltage signal indicative of the voltage difference between a reference voltage signal and an input voltage signal applied to an input node of the differential amplifier stage;

an inverter stage (224) for generating, on an output node, an output voltage signal based on the intermediate voltage signal, wherein the inverter stage comprises at least one PMOS transistor (251) and at least one NMOS transistor (253); and

Art Unit: 2819

at least a first current mirror circuit (see circuit in Fig. 2C connected to 230 in Fig. 2A that forms a current mirror circuit) having a first branch (Vdd to 244 via 230) and a second branch (from Vdd to GND in Fig. 2C) coupled to the output node (cia 226), wherein current flowing through the first branch is dependent on changes in at least one of NMOS (current driven by any of 232, 236, 253, and 228) or PMOS current drive (current driven by any of 231, 234, 251, and 226) and current flowing through the second branch mirrors the current flowing through the first branch (inherent for a current mirror circuit).

Regarding claim 14, Kiehl discloses, in Figs 2A-2C, current flowing through the first branch of the first current mirror circuit varies with changes to the NMOS current drive (current driven by any of 232, 236, 253, and 228); and

current flowing from the second branch of the first current mirror circuit supplements current flowing into the output node through the PMOS transistor (251).

Regarding claim 15, Kiehl discloses, in Figs 2A-2C, current flowing through the first branch of the first current mirror circuit varies with changes to the PMOS current drive (current driven by any of 231, 234, 251, and 226); and

current flowing from the second branch of the first current mirror circuit supplements current flowing from the output node through the NMOS transistor (253).

Regarding claim 17, Kiehl discloses, in Figs 2A-2C, the current flowing through the first branch of the first current mirror circuit is set by a process independent bias voltage supplied to a gate of a process dependent transistor (col. 3, line 27-40; col. 5, lines 19-44; col. 5, lines 61+).

Claims 22-24 are similarly rejected as claims discussed above. As for the recitation, “memory device” and “an external clock signal”, it has been held that a recitation with respect to

Art Unit: 2819

the manner in which a claimed apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claimed structural limitations. Ex parte Masham, 2 USPQ2d 1647 (1987).

Allowable Subject Matter

Claims 16, 18, and 19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

Applicant's arguments with respect to claims 2-5, 8-19, and 22-24 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel D. Chang whose telephone number is (571) 272-1801. The examiner can normally be reached on Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael J. Tokar can be reached on (571) 272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2819

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Daniel D. Chang
Primary Examiner
Art Unit 2819

dc

DANIEL CHANG
PRIMARY EXAMINER